Results 1 to 7 of 7

Thread: =!!!!

Hybrid View

Previous Post Previous Post   Next Post Next Post
  1. #1
    acdc's Avatar
    Join Date: Jul:2001
    Location:
    Posts: 15,473

    =!!!!

    , , -.
    , , , , .

    http://www.xbitlabs.com/articles/edi...t2006-3_5.html

    "Albatron says that mainboards with digital clock-generator...."
    , ,

    P.S , - , . ,

  2. #2
       
    Join Date: Aug:2003
    Location:  
    Posts: 8,103
    Tyan dual Opteron "digital VRM" - , !?
    ASRock X99 Extreme6/3.1 | Core i7 6950X | 32GB G.Skill DDR4-3200 | Samsung 970 PRO 1TB | MSI GeForce RTX 4080 Gaming X Trio

  3. #3
    Private's Avatar
    Join Date: Jan:2002
    Location:
    Posts: 32,164
    :



    :

    Until now, clock signals have been supplied by an analog circuitthe phase-locked loop (PLL)
    which dates back to the 1930s. At the price points required by mainstream electronic products,
    PLL architecture forces serious compromises onto system developers:

    * Achieving high frequency resolution to maximize system performance
    produces noisy clock signals that reduce system performance

    * Frequency changes that dynamically optimize performance and power
    consumption are difficult to control, leading to system failures

    * Large chips are required to integrate independent synthesizers that
    individually optimize each subsystem's operation

    :

    The startup says TotalClock can regulate the clock speed of PC processors and
    other components, such as buses that shuttle data and memory, on the fly.

    Its goal is to replace phase-locked loop chips with the TotalClock chip,
    which it says can better regulate the speed of PC hardware and thus
    boost desktops' performance and or extend battery life in notebooks.

    Although they're given little thought by anyone but PC makers or enthusiasts,
    PLLs (phase-locked loops) have a huge effect on the performance of PCs, one analyst said.
    Last edited by Private; 14th March 2006 at 15:32. Reason: ,
    -= All our life, we are beta testers =-
    -= ! , [] ! =-
    -= =-= : Fo , goblin =-

  4. #4
    Registered User
    Join Date: Jul:2001
    Location:
    Posts: 15,344
    -

    1

    -

    SLI ?
    CoreDuo@MacosX

  5. #5
    Registered User
    Join Date: Jun:2004
    Location:
    Posts: 113
    ,

  6. #6
    EVGA RTX 3090 FTW3 V I P E R's Avatar
    Join Date: Dec:2001
    Location:
    Posts: 7,043
    "" .

    975 digital clock-generator

    64- , , .
    If you can read this, then you aren't "well" verclockd yet...!!!

  7. #7
    acdc's Avatar
    Join Date: Jul:2001
    Location:
    Posts: 15,473
    , , . , ( SATA 7 phase VRM, 4phase , ) , , , - timelab, "" "" "" (PLL) 30- . , 1MHz .
    felix, digital VRM, Tyan

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •  

Copyright © 1999-2011 . .
iskamPC.com | mobility.BG | Bloody's Techblog | | 3D Vision Blog |