Results 1 to 3 of 3
Thread: 13.02.2007, 47 US Intel!
Hybrid View
-
14th February 2007 18:41 #1
13.02.2007, 47 US Intel!
http://www.latestpatents.com/2007/02...february-2007/
Nehaleem.1. 7,178,056 Rolling software upgrades for fault tolerant systems
2. 7,178,054 Frame validation
3. 7,178,045 Optimizing exit latency from an active power management state
4. 7,178,034 Method and apparatus for strong authentication and proximity-based access retention
5. 7,178,014 Method and apparatus for using a memory region to pass parameters between a run time environment and SMM handler
6. 7,178,009 Different register data indicators for each of a plurality of central processing units
7. 7,177,989 Retry of a device read transaction
8. 7,177,983 Managing dirty evicts from a cache
9. 7,177,973 Method and apparatus for extending communications over a universal serial bus through domain transformation
10. 7,177,971 General input/output architecture, protocol and related methods to provide isochronous channels
11. 7,177,967 Chipset support for managing hardware interrupts in a virtual machine system
12. 7,177,956 Ingress processing optimization via traffic classification and grouping
13. 7,177,913 Method, system, and program for adding operations identifying data packets to structures based on priority levels of the data packets
14. 7,177,888 Programmable random bit source
15. 7,177,861 Method and system for detecting semantic events
16. 7,177,778 Managing data processing rates at a network adapter using a temperature sensor
17. 7,177,637 Connectivity to public domain services of wireless local area networks
18. 7,177,594 Controlling communications between devices within a mobile and ad hoc network
19. 7,177,526 System and method for improving audio during post-production of video recordings
20. 7,177,504 Manufacturable connectorization process for optical chip-to-chip interconnects
21. 7,177,502 Heating optical devices
22. 7,177,499 Athermal package for fiber bragg gratings with compensation for non-linear thermal response
23. 7,177,410 Local control of call features in a telephone system
24. 7,177,323 Ensuring quality of service (QOS) for a multi-media calls through call associated individual media stream bandwidth control
25. 7,177,301 Signal permuting
26. 7,177,293 Terminal assisted scheduling for time coordinated CDMA
27. 7,177,288 Simultaneous transmission and reception of signals in different frequency bands over a bus line
28. 7,177,270 Method and apparatus for minimizing network congestion during large payload delivery
29. 7,177,211 Memory channel test fixture and method
30. 7,177,205 Distributed loop components
31. 7,177,189 Memory defect detection and self-repair technique
32. 7,177,186 High bandwidth datapath load and test of multi-level memory cells
33. 7,177,176 Six-transistor (6T) static random access memory (SRAM) with dynamically variable p-channel metal oxide semiconductor (PMOS) strength
34. 7,177,142 Hybrid compression socket connector for integrated circuits
35. 7,176,863 Method and apparatus for a flat panel display having reduced power consumption
36. 7,176,842 Dual band slot antenna
37. 7,176,751 Voltage reference apparatus, method, and system
38. 7,176,575 Input/output routing on an electronic device
39. 7,176,565 Capacitors having separate terminals on three or more sides
40. 7,176,436 Method and apparatus for manufacturing a transistor-outline (TO) can having a ceramic header
41. 7,176,422 Chip bonding heater with differential heat transfer
42. 7,176,122 Dielectric with sidewall passivating layer
43. 7,176,090 Method for making a semiconductor device that includes a metal gate electrode
44. 7,176,075 Field effect transistor and method of fabrication
45. 7,175,970 Mechanically robust interconnect for low-k dielectric material using post treatment
46. 7,175,680 Method to increase electromigration resistance of copper using self-assembled organic thiolate monolayers
47. 7,175,510 Method and apparatus for conditioning a polishing pad
Nehaleem:
http://www.tgdaily.com/2007/02/13/amd_intel/
Things will get a bit more interesting with the introduction of the Nehalem core - an evolutionary step up from the Core microarchiteture. Sources said that the Nehalem architecture will result in performance gains in the range between 20 and 40%. The architectural changes in Nehalem will bring new instructions as well as a new shared cache, which, according to sources, will grow to 12 MB. Intel will also revive its Hyperthreading technology, which will be called "symmetric multi-threading" (SMT).It basically represents a multi-core adaption of the original Hyperthreading idea that was first introduced with single-core Pentium 4 processors in 2002.
-
14th February 2007 20:23 #2
, . , HT SMT .
-
14th February 2007 21:43 #3
. acdc
AMD PalominoXP 1600+, 512MB DDR, GB 7VT600L,GB ATI RADEON 9200 128mb 128bit, HDD 80GB WD 8mb 7200




Reply With Quote
Lenovo ThinkPad 15 IdeaPad 15
5th May 2023, 22:16 in